# ANNAMACHARYA UNIVERSITY

## About Profile



NAME: Mrs. JALA HIMABINDHU

DATE OF BIRTH: 09-10-1993

DESIGNATION: ASSISTANT PROFESSOR

DEPARTMENT:   ECE

EMAIL ID: himabindhu780@gmail.com

DATE OF JOINING:11-06-2018

EMPLOYEE ID: AITS041045

## Academic Profile

| Qualification | Name of the Board/University | YEAR |
|---|---|---|
| Ph.D | Annamacharya University | Pursuing |
| M.Tech(VLSISD) | Annamacharya Institute of Technology and Sciences, Kadapa (affiliated to JTNUA) | 2017 |
| | | |

## Research Details

1. Areas of Specialization: **VLSISD**
**2.** List of Publications: **9**
3. Awards Received :
4. Research Guidance:
   A) No. of PhD Guided:
   B) No. of M.Tech Guided:
   **C)** No. of B.Tech Guided:**10**

5. Details of Professional Membership:**IFERP**
6. Subjects Taught:
   **Optical Fibre Communications**
   **Analog Circuits**
   **Antennas and Wave Propagation**
   **Wireless Communications & Networks**
   **Microwave Engineering**
   **Radar Engineering**
   **Basic Electrical and Electronics Engineering**
   **Electronic Devices and Circuits**
   **Signals and Systems**
   **Control Systems**
   **Hardware description Language**

## Publication Details

| Title | Publisher | Published Year |
|---|---|---|
| Enhancing Remote Sensing Image Quality with Advanced ADMM-Based Stripe Noise Removal | IEEE | 2025 |
| Implementation of High Speed DDR3 SDRAM Memory Controller by Using XILINX Software | SPRINGER | 2024 |
| Enhanced Encut with Extended Rwrt for Image Segmentation | UGC | 2024 |
| Design and Implementation of an Adiabatic Logic based Computation Subsystem with Extremely Low Power Consumption | UGC | 2022 |

| | | |
|---|---|---|
| LOW-POWER RETENTIVE TRUE SINGLE PHASE CLOCKED(TSPC) D-FLIP-FLOP WITH REDUNDANT PRECHARGE FREE OPERATION | UGC | 2022 |
| Color Image Segmentation Using Super pixel-Based Fast FCM | SPRINGER | 2021 |
| A NOVEL TECHNIQUE FOR AUTHENTICATION USING ECG | UGC | 2021 |
| LIQUID RESCALING FOR CONTENT AWARE IMAGE RESIZING | UGC | 2020 |
| IMPLEMENTATION OF MATRIX-VECTOR MULTIPLICATION METHOD ON FPGA USING XILINX SYSTEM GENERATOR | UGC | 2019 |

**Patent Details**

| Sno. | Title of Patent | Submitted/Published/Awarded |
|---|---|---|
| | | |
| | | |