ANNAMACHARYA UNIVERSITY

About Profile



NAME: Dr. SHAIK KARIMULLAH

DATE OF BIRTH: 21-05-1988

DESIGNATION: Assistant Professor

DEPARTMENT: ECE

EMAIL ID: munnu483@gmail.com, skr@aitsrajampet.ac.in

DATE OF JOINING: 15-06-2012 EMPLOYEE ID: AITS041023

Academic Profile

Qualification	Name of the Board/University	YEAR
Ph.D	JNTUA, Ananthapuramu	2022
M.Tech	JNTUA, Ananthapuramu	2011
B.Tech	JNTUA, Ananthapuramu	2009

Research Details

1. Areas of Specialization: VLSI, Digital Image Processing, Bio-Medical Image Processing,

2. List of Publications: 65

Journals: 23, Conferences: 39, Books: 03

3. Awards Received: 00 4. Research Guidance:

A) No. of Ph.D Guided: 02 (Guiding)

B) No. of M.Tech Guided: **07** C) No. of B.Tech Guided: **20**

5. Details of Professional Membership:

• Life Member-Indian Society for Technical Education, India

• Life Member-Institution of Engineers India

6. Subjects Taught:

Pulse and Digital Circuits, Digital Image Processing, Cellular Mobile Communications, Optical Fiber Communication, Design Thinking and Innovation, Signals and Systems, Analog Communication, Digital Communication, Electromagnetic Waves and Transmission Lines, Electronic Devices and Circuits, Radar Engineering, Nano Electronics

Publication Details

S.No.	Title	Publisher	Published
			Year
1.	An integrated method for detecting lung cancer via CT scanning via optimization, deep learning, and IoT data transmission		2025

2.	Improvised Spectral Efficiency and Channel	IEEE	2025
	Estimation Parameters in Visible Light Vehicular		
	Communication by Integrating Simulation of Urban		
	Mobility Data		
3.	Blockchain-Enhanced Convolutional Neural	Taylor &	2024
	Networks for Efficient Detection of Cardiovascular	Francis	
	Abnormalities		
4.	Pin density technique for congestion estimation and	Springer	2023
	reduction of optimized design during placement and		
	routing		
5.	An improved harmony search approach for block	Hindawi	2022
	placement for VLSI design automation		

Patent Details

S.	Title of Patent	Submitted/Published/Awarded
No.		
1	Method for Improving Machine Learning Model	Published
	Performance with Generative Adversarial	
	Networks	
2	Method for Improving Machine Learning Model	Published
	Performance with Generative Adversarial	
	Networks	
3	VLSI Layout Using Redundant Nodes to	Published
	Increase the Reliability	
4	A Machine Learning Based System for Physical	Published
	Attack Protection for VLSI Chip Level	
	Hardware Security and Method Thereof	D 11: 1 1
5	A System for Super Large-Scale Integration	Published
	VLSI Method Thereof	D 11' 1 1
6	A Cloud Computing System for Optimizing	Published
	Virtual Machine Placement and Configuration and Method Thereof	
7	A Novel Method and System for Designing	Published
'	VLSI Circuitry to Optimize the Integrated	Published
	Circuit Operation	
8	A Novel Method of Power Reduction in	Published
	Modified AES using Bit Encryption and	Tuonsned
	Decryption Transition Scheme on FPGA	
9	A Novel Method of Design of Low Power VLSI	Published
	Based Viterbi Decoder using Gate Diffusion	
	Input	
10	Computer Implemented Method and System for	Published
	Processing Qualitative Imaging to Detect and	
	Forecast Abnormalities	
11	Computer Implemented System for Optimizing	Published
	Placement and Routing in Very Large Scale	
	Integrated Circuit Design	