ANNAMACHARYA UNIVERSITY

INTERNAL LAB EXAMINATION TIME TABLE

REVISED SCHEDULE

Attention: **II B.Tech I Semester [2024 Admitted Batch Students]**

Date: 19th August 2025

The Scheme of **1st INTERNAL LAB EXAMINATION** for **II B.Tech. I Semester only ECE** Students is as indicated. The students are required to attend their respective laboratories on the day of the examination as per their class timetables.

DATE & DAY	ECE – A	ECE – B	ECE – C	ECE – D
02–09–2025 Tuesday	Signals and Systems Lab 10.55 a.m. To 12.35 p.m.	Switching Theory & Logic Design Lab 10.05 a.m. To 12.35 p.m.		Switching Theory & Logic Design Lab 01.30 p.m. To 04.00 p.m.
03–09–2025 Wednesday		Analog Circuits Lab 12.35 p.m. To 02.20 p.m.	Switching Theory & Logic Design Lab 10.05 a.m. To 12.35 p.m.	
04–09–2025 Thursday	Switching Theory & Logic Design Lab 01.30 p.m. To 04.00 p.m.		Signals and Systems Lab 10.55 a.m. To 12.35 p.m.	Analog Circuits Lab 12.35 p.m. To 02.20 p.m.
06–09–2025 Saturday	Analog Circuits Lab 12.35 p.m. To 02.20 p.m.		Switching Theory & Logic Design Lab 10.05 a.m. To 12.35 p.m.	Switching Theory & Logic Design Lab 01.30 p.m. To 04.00 p.m.
08–09–2025 Monday	Switching Theory & Logic Design Lab 10.05 a.m. To 12.35 p.m.	Signals and Systems Lab 10.55 a.m. To 12.35 p.m.		
12–09–2025 Friday		Switching Theory & Logic Design Lab 01.30 p.m. To 04.00 p.m.	Analog Circuits Lab 12.35 p.m. To 02.20 p.m.	Signals and Systems Lab 10.55 a.m. To 12.35 p.m.

CONTROLLER OF EXAMINATIONS

REGISTRAR

ANNAMACHARYA UNIVERSITY
INTERNAL LAB EXAMINATION TIME TABLE

Attention: **II B.Tech I Semester [2024 Admitted Batch Students]**

Date: 18th August 2025

The Scheme of **1st INTERNAL LAB EXAMINATION** for **II B.Tech. I Semester** Students is as indicated. The students are required to attend their respective laboratories on the day of the examination as per their class timetables.

DATE & DAY	CE	EEE – A	EEE – B
02–09–2025 Tuesday		DC Machines & Transformers Lab, Electrical Circuits Lab 01.30 p.m. To 04.00 p.m.	DC Machines & Transformers Lab, Electrical Circuits Lab 10.05 a.m. To 12.35 p.m.
03–09–2025 Wednesday	Surveying Lab, Strength of Materials Lab 01.30 p.m. To 04.00 p.m.	Electrical & Electronics Simulation Lab 01.30 p.m. To 04.00 p.m.	
06–09–2025 Saturday		DC Machines & Transformers Lab, Electrical Circuits Lab 10.05 a.m. To 12.35 p.m.	
08–09–2025 Monday	Surveying Lab, Strength of Materials Lab 10.05 a.m. To 12.35 p.m.		Electrical & Electronics Simulation Lab 01.30 p.m. To 04.00 p.m.
12–09–2025 Friday	Fluid Mechanics Lab 10.05 a.m. To 12.35 p.m.		DC Machines & Transformers Lab, Electrical Circuits Lab 01.30 p.m. To 04.00 p.m.

CONTROLLER OF EXAMINATIONS

REGISTRAR

The Scheme of **1st INTERNAL LAB EXAMINATION** for **II B.Tech. I Semester** Students is as indicated. The students are required to attend their respective laboratories on the day of the examination as per their class timetables.

DATE & DAY	ME	ECE – A	ECE – B	ECE – C	ECE – D
02–09–2025 Tuesday		Signals and Systems Lab 10.55 a.m. To 12.35 p.m.	Switching Theory & Logic Design Lab 10.05 a.m. To 12.35 p.m.		Switching Theory & Logic Design Lab 01.30 p.m. To 04.00 p.m.
03–09–2025 Wednesday	Mechanics of Solids and Materials Science Lab / Manufacturing Processes Lab 10.05 a.m. To 12.35 p.m.		Analog Circuits Lab 12.35 p.m. To 02.20 p.m.	Switching Theory & Logic Design Lab 10.05 a.m. To 12.35 p.m.	
04–09–2025 Thursday		Switching Theory & Logic Design Lab 01.30 p.m. To 04.00 p.m.		Signals and Systems Lab 10.55 a.m. To 12.35 p.m.	Analog Circuits Lab 12.35 p.m. To 02.20 p.m.
06–09–2025 Saturday		Analog Circuits Lab 12.35 p.m. To 02.20 p.m.			
08–09–2025 Monday	Mechanics of Solids and Materials Science Lab / Manufacturing Processes Lab 01.30 p.m. To 04.00 p.m.		Signals and Systems Lab 10.55 a.m. To 12.35 p.m.		
12–09–2025 Friday				Analog Circuits Lab 12.35 p.m. To 02.20 p.m.	Signals and Systems Lab 10.55 a.m. To 12.35 p.m.

CONTROLLER OF EXAMINATIONS

REGISTRAR

The Scheme of **1st INTERNAL LAB EXAMINATION** for **II B.Tech. I Semester** Students is as indicated. The students are required to attend their respective laboratories on the day of the examination as per their class timetables.

DATE & DAY	CSE – A	CSE – B	CSE – C	CSE – D	CSE – E	CSE – F
03–09–2025 Wednesday	Advanced Data Structures & Algorithm Analysis Lab 10.55 a.m. To 12.35 p.m.				Advanced Data Structures & Algorithm Analysis Lab 09.15 a.m. To 10.55 a.m.	
04–09–2025 Thursday		Advanced Data Structures & Algorithm Analysis Lab 09.15 a.m. To 10.55 a.m.			Object Oriented Programming Using Java Lab 09.15 a.m. To 10.55 a.m.	Digital Logic Design & Computer Organization Lab 09.15 a.m. To 10.55 a.m.
06–09–2025 Saturday	Object Oriented Programming Using Java Lab 09.15 a.m. To 10.55 a.m.	Digital Logic Design & Computer Organization Lab 10.55 a.m. To 12.35 p.m.		Advanced Data Structures & Algorithm Analysis Lab 09.15 a.m. To 10.55 a.m.		
08–09–2025 Monday			Digital Logic Design & Computer Organization Lab 10.55 a.m. To 12.35 p.m.	Object Oriented Programming Using Java Lab 09.15 a.m. To 10.55 a.m.	Digital Logic Design & Computer Organization Lab 10.55 a.m. To 12.35 p.m.	
09–09–2025 Tuesday			Advanced Data Structures & Algorithm Analysis Lab 09.15 a.m. To 10.55 a.m.	Digital Logic Design & Computer Organization Lab 10.55 a.m. To 12.35 p.m.		Object Oriented Programming Using Java Lab 10.55 a.m. To 12.35 p.m.
12–09–2025 Friday	Digital Logic Design & Computer Organization Lab 10.55 a.m. To 12.35 p.m.	Object Oriented Programming Using Java Lab 09.15 a.m. To 10.55 a.m.	Object Oriented Programming Using Java Lab 10.55 a.m. To 12.35 p.m.			Advanced Data Structures & Algorithm Analysis Lab 10.55 a.m. To 12.35 p.m.

CONTROLLER OF EXAMINATIONS

REGISTRAR

Attention: **II B.Tech I Semester [2024 Admitted Batch Students]**

Date: 18th August 2025

The Scheme of **1st INTERNAL LAB EXAMINATION** for **II B.Tech. I Semester** Students is as indicated. The students are required to attend their respective laboratories on the day of the examination as per their class timetables.

DATE & DAY	CSE – G	AI&DS – A	AI&DS – B	AI&DS – C	AI&ML – A
02–09–2025 Tuesday			Advanced Data Structures & Algorithm Analysis Lab 09.15 a.m. To 10.55 a.m.		
03–09–2025 Wednesday	Object Oriented Programming Using Java Lab 10.55 a.m. To 12.35 p.m.	Object Oriented Programming Using Java Lab 09.15 a.m. To 10.55 a.m.		Digital Logic Design & Computer Organization Lab 10.55 a.m. To 12.35 p.m.	Object Oriented Programming Using Java Lab 10.55 a.m. To 12.35 p.m.
04–09–2025 Thursday			Object Oriented Programming Using Java Lab 10.55 a.m. To 12.35 p.m.	Advanced Data Structures & Algorithm Analysis Lab 09.15 a.m. To 10.55 a.m.	Digital Logic Design & Computer Organization Lab 09.15 a.m. To 10.55 a.m.
06–09–2025 Saturday		Digital Logic Design & Computer Organization Lab 10.55 a.m. To 12.35 p.m.		Object Oriented Programming Using Java Lab 09.15 a.m. To 10.55 a.m.	
08–09–2025 Monday		Advanced Data Structures & Algorithm Analysis Lab 09.15 a.m. To 10.55 a.m.	Digital Logic Design & Computer Organization Lab 10.55 a.m. To 12.35 p.m.		Advanced Data Structures & Algorithm Analysis Lab 09.15 a.m. To 10.55 a.m.
12–09–2025 Friday	Advanced Data Structures & Algorithm Analysis Lab 09.15 a.m. To 10.55 a.m.				
09–09–2025 Tuesday	Digital Logic Design & Computer Organization Lab 09.15 a.m. To 10.55 a.m.				

CONTROLLER OF EXAMINATIONS

REGISTRAR

Date: 18th August 2025

The Scheme of **1st INTERNAL LAB EXAMINATION** for **II B.Tech. I Semester** Students is as indicated. The students are required to attend their respective laboratories on the day of the examination as per their class timetables.

DATE & DAY	AI&ML – B	AI&ML – C	CSE(AI) – A	CSE(AI) – B	CSE(AI) – C
02–09–2025 Tuesday	Advanced Data Structures & Algorithm Analysis Lab 10.55 a.m. To 12.35 p.m.		Digital Logic Design & Computer Organization Lab 09.15 a.m. To 10.55 a.m.	Digital Logic Design & Computer Organization Lab 10.55 a.m. To 12.35 p.m.	Object Oriented Programming Using Java Lab 09.15 a.m. To 10.55 a.m.
03–09–2025 Wednesday		Advanced Data Structures & Algorithm Analysis Lab 09.15 a.m. To 10.55 a.m.		Object Oriented Programming Using Java Lab 10.55 a.m. To 12.35 p.m.	
04–09–2025 Thursday	Object Oriented Programming Using Java Lab 09.15 a.m. To 10.55 a.m.		Advanced Data Structures & Algorithm Analysis Lab 10.55 a.m. To 12.35 p.m.		Digital Logic Design & Computer Organization Lab 10.55 a.m. To 12.35 p.m.
06–09–2025 Saturday			Object Oriented Programming Using Java Lab 09.15 a.m. To 10.55 a.m.		Advanced Data Structures & Algorithm Analysis Lab 10.55 a.m. To 12.35 p.m.
08–09–2025 Monday	Digital Logic Design & Computer Organization Lab 09.15 a.m. To 10.55 a.m.	Object Oriented Programming Using Java Lab 10.55 a.m. To 12.35 p.m.			
12–09–2025 Friday		Digital Logic Design & Computer Organization Lab 10.55 a.m. To 12.35 p.m.		Advanced Data Structures & Algorithm Analysis Lab 09.15 a.m. To 10.55 a.m.	

CONTROLLER OF EXAMINATIONS

REGISTRAR

Date: 18th August 2025

The Scheme of **1st INTERNAL LAB EXAMINATION** for **II B.Tech. I Semester** Students is as indicated. The students are required to attend their respective laboratories on the day of the examination as per their class timetables.

DATE & DAY	CSE(AI) – D	CSE(DS) – A	CSE(DS) – B	CSE(DS) – C	CSE(AI&ML) – A
02–09–2025 Tuesday		Advanced Data Structures & Algorithm Analysis Lab 09.15 a.m. To 10.55 a.m.			
03–09–2025 Wednesday	Digital Logic Design & Computer Organization Lab 09.15 a.m. To 10.55 a.m.	Digital Logic Design & Computer Organization Lab 09.15 a.m. To 10.55 a.m.	Object Oriented Programming Using Java Lab 09.15 a.m. To 10.55 a.m.	Advanced Data Structures & Algorithm Analysis Lab 10.55 a.m. To 12.35 p.m.	
04–09–2025 Thursday		Object Oriented Programming Using Java Lab 10.55 a.m. To 12.35 p.m.		Digital Logic Design & Computer Organization Lab 09.15 a.m. To 10.55 a.m.	Digital Logic Design & Computer Organization Lab 10.55 a.m. To 12.35 p.m.
06–09–2025 Saturday			Digital Logic Design & Computer Organization Lab 09.15 a.m. To 10.55 a.m.	Object Oriented Programming Using Java Lab 10.55 a.m. To 12.35 p.m.	Advanced Data Structures & Algorithm Analysis Lab 10.55 a.m. To 12.35 p.m.
08–09–2025 Monday	Object Oriented Programming Using Java Lab 10.55 a.m. To 12.35 p.m.		Advanced Data Structures & Algorithm Analysis Lab 10.55 a.m. To 12.35 p.m.		
12–09–2025 Friday	Advanced Data Structures & Algorithm Analysis Lab 10.55 a.m. To 12.35 p.m.				Object Oriented Programming Using Java Lab 09.15 a.m. To 10.55 a.m.

CONTROLLER OF EXAMINATIONS

REGISTRAR

Date: 18th August 2025

The Scheme of **1st INTERNAL LAB EXAMINATION** for **II B.Tech. I Semester** Students is as indicated. The students are required to attend their respective laboratories on the day of the examination as per their class timetables.

DATE & DAY	CSE(AI&ML) – B	CSE(AI&ML) – C	CSE(IoT&CSIBCT) – A	CSE(IoT&CSIBCT) – B
02–09–2025 Tuesday		Advanced Data Structures & Algorithm Analysis Lab 10.55 a.m. To 12.35 p.m.		
03–09–2025 Wednesday		Digital Logic Design & Computer Organization Lab 09.15 a.m. To 10.55 a.m.		Object Oriented Programming Using Java Lab 10.55 a.m. To 12.35 p.m.
04–09–2025 Thursday			Digital Logic Design & Computer Organization Lab 09.15 a.m. To 10.55 a.m.	Advanced Data Structures & Algorithm Analysis Lab 10.55 a.m. To 12.35 p.m.
06–09–2025 Saturday	Object Oriented Programming Using Java Lab 09.15 a.m. To 10.55 a.m.	Object Oriented Programming Using Java Lab 10.55 a.m. To 12.35 p.m.		
08–09–2025 Monday	Advanced Data Structures & Algorithm Analysis Lab 09.15 a.m. To 10.55 a.m.		Advanced Data Structures & Algorithm Analysis Lab 10.55 a.m. To 12.35 p.m.	Digital Logic Design & Computer Organization Lab 09.15 a.m. To 10.55 a.m.
12–09–2025 Friday	Digital Logic Design & Computer Organization Lab 10.55 a.m. To 12.35 p.m.			
09–09–2025 Tuesday			Object Oriented Programming Using Java Lab 09.15 a.m. To 10.55 a.m.	

CONTROLLER OF EXAMINATIONS

REGISTRAR